RTL Synthesis is the first step that collates IPs, parameters, PRAGMAS, and various collaterals like LEF and design libraries. It works path by path, targeting the worst timing paths first: basically, ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results